It is important to find as early as possible RTL coding that prevents the design from getting desired speed. When designing FPGA’s, because their fabric is more constrained than an ASIC, certain types of structures causes slow downs. Rather than wait for synthesis or static timing analysis results, Analyze RTL™ users can easily identify high fanout nets, deeply nested “if-then-else” statements, excessively long logic paths, and poor reset methodology.
Topics of interest include, but are not limited to: hardwaresynthesis and optimization; software synthesis; hardware/softwareco-synthesis; power and timing analysis; testing, validation andverification; synthesis for reconfigurable architectures; hardwarecompilation for domain-specific languages; designexperiences. Submissions on modeling, analysis and synthesis foremerging technologies and platforms are particularly encouraged.
Blue Pearl Software quickly performs an exhaustive search of the design’s state space using symbolic simulation and powerful design analysis techniques to verify hundreds of automatically extracted design properties including:
Blue Pearl Software offers an innovative solution to finding the critical paths early in the design cycle. Instead of waiting for synthesis, place and route & static timing analysis to complete before finding the critical paths, Blue Pearl’s path analysis can find the longest paths (correlated to the critical paths) at the RTL phase. Designers now have a powerful and easy-to-use tool that will pinpoint the problem areas that prevent achieving required performance.